An apparatus for processing data, the apparatus comprising: a processor operable in a plurality of modes and either a secure domain or a non-secure domain including at least one secure mode being a mode in the secure domain; and at least one non-secure mode being a mode in the non-secure domain. When the processor is executing a program in a secure mode, the program has access to secure data which is not accessible when the processor is operating in a non-secure mode. The processor further includes a non-secure translation table base address register and a secure translation table base address register operable in the non-secure and secure domain, respectively, to indicate a region of memory storing either non-secure or secure domain memory mapping data defining how virtual addresses are translated to physical addresses within either the non-secure or secure domain.

 
Web www.patentalert.com

< File usage history log for improved placement of files in differential rate memory according to frequency of utilizations and volatility of allocation space

< Method and apparatus for translating guest physical addresses in a virtual machine environment

> Apparatus and method for determining a physical address from a virtual address by using a hierarchical mapping regulation with compressed nodes

> Computer systems, disk systems, and method for controlling disk cache

~ 00295