Branch prediction logic is enhanced to provide a monitoring function for certain conditions which indicate that the use of separate BHTs and predicted target address cache would provide better results for branch prediction. The branch prediction logic responds to the occurrence of the monitored condition by logically splitting the BHTs and count cache so that half of the address space is allocated to a first thread and the second half is allocated to the next thread. Prediction-generated addresses that belong to the first thread are then directed to the half of the array that is allocated to that thread and prediction-generated addresses that belong to the second thread are directed to the next half of the array that is allocated to the second thread. In order to split the array, the highest order bit in the array is utilized to uniquely identify addresses of the first and the second threads.

 
Web www.patentalert.com

< Parallel processor with functional pipeline providing programming engines by supporting multiple contexts and critical section

< Application manager for monitoring and recovery of software based application processes

> Virtual line replaceable unit for a passenger entertainment system, method and article of manufacture

> Scalable network attached storage (NAS) testing tool

~ 00294