A phase-locked loop circuit includes an array of selectable capacitors formed within the phase-locked loop circuit to enable the phase-locked loop circuit to provide a degree of coarse frequency control by adding or removing capacitors and a degree of fine frequency control by sinking or sourcing current from a charge pump into a loop filter. A finite state machine is provided within a voltage controlled oscillator calibration circuit that communicates with an external baseband processor to initiate a calibration process, and further to determine how many capacitors of an array of capacitors if formed within the phase-locked loop circuit should be coupled to provide the coarse frequency control.

 
Web www.patentalert.com

< System and method for redirecting access to a remote mirrored snapshot

< Registering events while clocking multiple domains

> Heterogeneous multi-processor reference design

> Browser-based arrangement for developing voice enabled web applications using extensible markup language documents

~ 00293