Multiple processor cores are implemented on a single integrated circuit chip, each having its own respective shareable functional units, which are preferably floating point units. A failure of a shareable unit in one processor causes that processor to share the corresponding unit in another processor on the same chip. Preferably, a functional unit is shared on a cycle interleaved basis.

 
Web www.patentalert.com

< Implicitly derived register specifiers in a processor

< Method and system of dispatching socks traffic using type of service (TOS) field of IP datagrams

> Web server with automated workflow

> Multi-port memory testing method utilizing a sequence folding scheme for testing time reduction

~ 00292