This invention provides a mechanism for minimizing the switching time degradation of MTCMOS circuits while at the same time minimizing the area overhead due to the MTCMOS switch circuitry. This optimization is achieved by scheduling the current flow, due to the switching events of the MTCMOS logic cells, such that only temporally mutually exclusive currents, or currents whose cumulative sum is less than a predetermined value, can flow in any given switch cell. Techniques for current event merging and current event culling, and techniques for handling timing and current variances may be used.

 
Web www.patentalert.com

< Non-stalling circular counterflow pipeline processor with reorder buffer

< Grid-based system and method for interacting with electronic program guide grid

> Verification of digital circuitry using range generators

> Debug port disable mechanism

~ 00292