A circuit generally comprising a debug port and a processor is disclosed. The processor may be configured to (i) bootstrap to a first memory, (ii) disable said debug port while in a first mode of at least three modes, (iii) authenticate said debug port while in a second mode of said modes and (iv) disable said debug port in response to failing said authentication.

 
Web www.patentalert.com

< Current scheduling system and method for optimizing multi-threshold CMOS designs

< Verification of digital circuitry using range generators

> SAR restart and going home procedures

> Side tables annotating an instruction stream

~ 00292