An electrostatic discharge analysis method includes extracting the pads from an input layout of the semiconductor integrated circuit; extracting the nets connected to the extracted pads; extracting the protective elements connected to the extracted nets; forming connection nodes that connect the pads or the protective elements to the nets; extracting for each net, distributed resistances that distribute along the net; connecting the distributed resistances to the connection nodes in place of the nets; forming inter-resistance nodes between the distributed resistances; and calculating an inter-pad voltage when flowing electrostatic discharge current between the pads.

 
Web www.patentalert.com

< Device, system, server, client, and method for supporting component layout design on circuit board, and program for implementing the device

< Automatic circuit design method with a cell library providing transistor size information

> Device and method for floorplanning semiconductor integrated circuit

> Semiconductor device, semiconductor device design method, semiconductor device design method recording medium, and semiconductor device design support system

~ 00289