A N-level cell memory controlled by the memory controller of the invention have an internal configuration in which the plurality of data input/output terminals connected to the second data bus are separated into first through Mth data input/output terminal groups, such that there is no redundancy in the n bits of data associated with one N-level cell. Together with this, the memory controller separates the plurality of data bits on the first data bus into first through Mth data groups, the ECC circuits generate error-correction codes for each of these data groups, and the first through Mth data groups and first through Mth error correction codes are input to the first through Mth data input/output terminals of the N-level cell memory, via the second data bus.

 
Web www.patentalert.com

< Magnetoresistive sensor element and method for reducing the angular error of a magnetoresistive sensor element

< Method of reconstructing data transmitted over a transmission path in a receiver and corresponding device

> Recording and/or reproducing apparatus for detecting and displaying audio signal levels of input and output and ports

> Mounting member made of glass for a magnetic disk and method for fabricating the same

~ 00284