A computer system includes a main memory, at least one processor, and at least one level of cache. The system contains at least one segment table having multiple segment entries recording the assignment of segments in an address space. At least some segment table entries include pre-fetch data indicating which portions of a segment should be pre-fetched. Preferably, a segment table entry contains a list of pages for pre-fetching. Preferably, pre-fetching a listed page causes address translation data for the page to be cached in at least one address translation caching structure. Pre-fetching may also cause data contents of the page to be loaded into a cache.

 
Web www.patentalert.com

< Semiconductor memory device for preventing a late write from disturbing a refresh operation

< Reducing memory access latencies from a bus using pre-fetching and caching

> Methods and apparatus for maintaining coherency in a multi-processor system

> Apparatus and method to reduce memory footprints in processor architectures

~ 00280