A memory system which includes a bank of memory chips, a memory interface,
and a memory controller. The memory interface stretches a sample period
for data from the bank of memory chips, and provides a sufficiently wide
timing margin to enable the memory chips to work reliably across various
process conditions.