Methods and apparatus are disclosed for compiling high-level blocks of an electronic hardware design in a high-level modeling system (HLMS) into hardware description language (HDL) components. Clock requirements are established, along with (optionally) explicit connections from implicit connections between the high-level blocks. In one pass through the high-level blocks, HDL components are generated that are consistent with the clock requirements and explicit connections, if any.

 
Web www.patentalert.com

< Method for programming programmable logic device having specialized functional blocks

< Method and apparatus of IC implementation based on C++ language description

> Simulation-based selection of evaluation points for model-based optical proximity correction

> Contingency planning in a scheduling process

~ 00277