A system includes a bus and a circuit for precharging the bus. The circuit may be coupled to receive a clock signal associated with the bus, and may be configured to precharge a bus during an interval of the period of the clock signal, the interval being between a first edge (rising or falling) and the subsequent edge (falling or rising). A second interval within the period and excluding the interval may be used to perform a bus transfer. In this manner, both precharging and transfer may be performed in the same clock cycle. Bandwidth of the bus may be improved since transfers may occur each clock cycle, rather than having a non-transfer clock cycle for precharging.

 
Web www.patentalert.com

< Method and apparatus for calibrating a multi-level current mode driver having a plurality of source calibration signals

< Programmable memory address and decode circuits with low tunnel barrier interpoly insulators

> Distributed write data drivers for burst access memories

> Default bus grant to a bus agent

~ 00277