A semiconductor structure includes of a plurality of semiconductor fins overlying an insulator layer, a gate dielectric overlying a portion of said semiconductor fin, and a gate electrode overlying the gate dielectric. Each of the semiconductor fins has a top surface, a first sidewall surface, and a second sidewall surface. Dopant ions are implanted at a first angle (e.g., greater than about 7.degree.) with respect to the normal of the top surface of the semiconductor fin to dope the first sidewall surface and the top surface. Further dopant ions are implanted with respect to the normal of the top surface of the semiconductor fin to dope the second sidewall surface and the top surface.

 
Web www.patentalert.com

< Method for producing a device for simultaneously carrying out an electrochemical and a topographical near-field microscopy

< Methods of forming strained-semiconductor-on-insulator finFET device structures

> Monitoring of contact hole production

> Nanotube-based switching elements with multiple controls

~ 00276