Techniques and systems for analysis, diagnosis and debugging fabricated hardware designs at a Hardware Description Language (HDL) level are described. Although the hardware designs (which were designed in HDL) have been fabricated in integrated circuit products with limited input/output pins, the techniques and systems enable the hardware designs within the integrated circuit products to be comprehensively analyzed, diagnosed, and debugged at the HDL level at speed. The ability to debug hardware designs at the HDL level facilitates correction or adjustment of the HDL description of the hardware designs.

 
Web www.patentalert.com

< Modeling system for retrieving and displaying data from multiple sources

< System and method for programmatically creating graphical program code in a graphical program

> Universal deployment tool

> Method and apparatus for implementing a parallel construct comprised of a single task

~ 00273