An integrated circuit structure is disclosed that has a layer of logical
and functional devices and an interconnection layer above the layer of
logical and functional devices. The interconnection layer has a
substrate, conductive features within the substrate and caps positioned
only above the conductive features.