A method of electrically coupling a central processing unit (CPU) of a network server to a plurality of network interface modules. The method comprises providing each of the plurality of network interface modules with a respective bus adapter chip to route an I/O bus having a first format from the central processing unit to a primary side of each of the plurality of bus adaptor chips and routing another I/O bus of the first format from a secondary side of each of the plurality of bus adapter chips to respective ones of the network interface modules. The bus adapter chips also provide for arbitered access along the I/O buses and isolation of the CPU from electrical disruption when one the network interface modules is removed.

 
Web www.patentalert.com

< Carnation plant named `CFPC Lambada`

< Carnation plant named `CFPC Lani`

> System and method for a programmable threshold detector for automatically switching to an active mode or standby mode in a device

> Audio driven self-generating objects

~ 00271