A semiconductor storage device includes command decoder for decoding an input command to output a decoded result and for simultaneously outputting A and B bank activation signal for activating said first and second banks, during a parallel test; a set of bank A control circuits for generating a control signal for a bank A based on a bank A activating signal, a selector circuit receiving a bank B activation signal output from the command decoder and the control signal for a bank A, for selecting outputting a bank B activating signal during the normal operation and for selecting and outputting the control signal for a bank A during parallel test, and a set of bank B control circuits receiving the output from the selector circuit to generate a control signal for the bank B.

 
Web www.patentalert.com

< Magnetoresistance effect device

< Synchronous semiconductor memory device of fast random cycle system and test method thereof

> Semiconductor memory device capable of stably setting mode register set and method therefor

> Latency control circuit and method of latency control

~ 00271