The address translation logic of the present invention is incorporated in a global positioning system (GPS) receiver and operates to group data in memory based on translating the address from a direct memory access controller. The data includes post-correlated samples of the correlation of a signal with a generated frequency and a generated code having a plurality of time offsets. In general, the address translation logic organizes the data such that each element of the data associated with particular ones of the plurality of time offsets are grouped together in order to improve the efficiency of performing a fast Fourier transform of the data. In addition, the address translation logic allows the transfer of data from correlation circuitry to memory, from the memory to an FFT module, and from the FFT module to the memory using standard DMA controllers.

 
Web www.patentalert.com

< Method and system for providing an event driven image for a boot record

< Increasing memory access efficiency for packet applications

> Dynamically creating or removing a physical-to-virtual address mapping in a memory of a peripheral device

> Utilization of SRAM in an execution of initialization code process upon system start up

~ 00271