In a voltage regulator according to an embodiment of the present invention, a delay circuit delays an enable signal by a delay time or less, the delay time corresponding to a certain time from a start of charging of the output capacitor to a completion of the charging of the output capacitor, and sends the delayed enable signal as a delayed signal to a mode selector. An overcurrent protection circuit unit operates according to a constant current type drooping characteristic from a time point of input of the enable signal. The overcurrent protection circuit unit operates according to a current limiting characteristic that can lower an output current below an upper limit value after a time point of input of the delayed signal. Thereby the output current having the upper limit value is prevented from continuing to flow after a time point of completion of charging of the output capacitor at the latest. The voltage regulator according to the embodiment of the present invention can protect the regulator itself and a load without lengthening a starting time.

 
Web www.patentalert.com

< Voltage regulator current sensing

< PWM buck regulator with LDO standby mode

> Efficiency improved voltage converter

> Regulator circuitry and method

~ 00270