A method and system for enforcing consistent per-physical page cacheability attributes is disclosed. The method for enforcing consistent per-physical page cacheability attributes maintains memory coherency within a processor addressing memory, such as by comparing a desired cacheability attribute of a physical page address in a PTE against an authoritative table that indicates the current cacheability status. This comparison can be made at the time the PTE is inserted into a TLB. When the comparison detects a mismatch between the desired cacheability attribute of the page and the page's current cacheability status, corrective action can be taken to transition the page into the desired cacheability state.

 
Web www.patentalert.com

< Apparatus and method for partitioning and managing subsystem logics

< Storing device for writing data onto a plurality of installed storing mediums, storing control method for the storing device, and program thereof

> Method for controlling a central processing unit for addressing in relation to a memory and controller

> Method and apparatus for unified exception handling with distributed exception identification

~ 00269