An apparatus and method for transferring signals between timing domains. The apparatus includes a receiver for receiving signals operative in a first timing domain, a decoder for at least partially decoding the signals to generate at least one decoded signal, and an output timing register for outputting the at least one decoded signal in a second timing domain. The signals transferred from the first timing domain to the second timing domain may include, for example, command and/or address signals. The first and second timing domains need not have any predetermined phase relationship. By at least partially decoding the signals during the transfer between the first and the second timing domains, the latency introduced by the timing domain transfer is employed for a useful purpose.

 
Web www.patentalert.com

< Microcontroller device for extending memory address by inserting a waiting state and the operation method for the device

< Computer system initialization via boot code stored in a non-volatile memory having an interface compatible with synchronous dynamic random access memory

> Computer system with operating system to dynamically adjust the main memory

> Handling of a multi-access instruction in a data processing apparatus

~ 00265