A clock signal transmission line in the semiconductor integrated circuit device includes a plurality of straight portions arranged side by side in a predetermined direction and a plurality of bent portions connecting the respective straight portions. At least two of a plurality of signal lines to which a clock signal is transmitted are connected to different straight portions. Consequently, a semiconductor integrated circuit device which can reduce a clock skew when transmitting a clock signal to a plurality of signal lines is provided.

 
Web www.patentalert.com

< Method and program for designing semiconductor device

< Semiconductor integrated device, method of designing semiconductor integrated device, device for designing the same, and program

> Method of and instruction set for executing operations on a device

> Device and method for processing a program code

~ 00265