The present invention provides a semiconductor circuit designing method, comprising a lower level hierarchical designing step of designing a semiconductor circuit inside a block and an upper level hierarchical designing step of designing an external wiring of the block. The above-mentioned lower level hierarchical designing step or upper level hierarchical designing step includes a shield wiring designing step of designing to provide a shield wiring on a boundary part of the block.

 
Web www.patentalert.com

< Defect tracking by utilizing real-time counters in network computing environments

< Tracking user availability for participation in messaging sessions

> Method and apparatus for generating a virtual clock in a data processing system

> Checkpointing a superscalar, out-of-order processor for error recovery

~ 00264