A verification process comprises a verification environment having a hardware development language interface. The verification process also comprises a device under test having a hardware development language interface operable to communicate with the verification environment hardware development language interface, and also having an Infiniband interface. The verification process additionally comprises a remote Infiniband link having an Infiniband interface operable to communicate with the device under test Infiniband interface and also having a socket protocol interface operable to communicate with a further verification process.

 
Web www.patentalert.com

< System and method for building a test case including a summary of instructions

< Method and apparatus for detection and isolation during large scale circuit verification

> Delay estimation using edge specific miller capacitances

> Autonomic graphical partitioning

~ 00263