Disclosed is a method and structure that partitions an integrated circuit design by identifying logical blocks within the integrated circuit design based on size heuristics of logical macros in the design hierarchy. The invention determines whether the number of logical blocks is within a range of desired number of logical blocks and repeats the process of identifying logical blocks for different hierarchical levels of the integrated circuit design until the number of logical blocks is within the range of the desired number of logical blocks. This serves as a guide to partition the chip as opposed to a grid-like partitioning.

 
Web www.patentalert.com

< Distributed infiniband verification protocol

< Delay estimation using edge specific miller capacitances

> Diagnostic tool for a plurality of networked computers with incident escalator and relocation of information to another computer

> Method and apparatus for initializing romized system classes at virtual machine build time

~ 00263