In a memory control apparatus and a method for controlling memory access capable of selecting a desirable page mode, so as to reduce memory access time, a storage circuit receives threshold page hit ratios for each of a plurality of bus masters, and stores the threshold page hit ratios. A page hit ratio computing circuit receives the number of memory accesses by each of the bus masters and the number of page hits by each of the bus masters, computes page hit ratios by each of the bus masters, and outputs the page hit ratios. A comparing circuit compares the threshold page hit ratios with the computed page hit ratios obtained from the page hit ratio computing circuit, and outputs predetermined page mode control signals. The page mode control signals control the page modes of the memory by each of the bus masters in response to the comparison result.

 
Web www.patentalert.com

< Embedding data in an information signal

< Managing I/O accesses in multiprocessor systems

> Method and system for postmortem object type identification

> Memory read/write reordering

~ 00262