An improved method and apparatus for performing operations (such as Viterbi decode) in digital processors using a reduced number of cycles. In one aspect, the invention comprises efficient methods for performing multiple "butterfly" add-compare-select (ACS) operations using an improved dual butterfly (DVBF) extension instruction added to the instruction set of a user-configured processor. The DVBF extension allows performance of two butterfly operations in a single cycle. In another aspect, an improved path metric addressing scheme is disclosed. An integrated circuit (IC) device incorporating the aforementioned features, and method of designing such IC, are also disclosed.

 
Web www.patentalert.com

< Layout for a semiconductor memory device having redundant elements

< Systems and methods for facilitating testing of pads of integrated circuits

> Intelligent crosstalk delay estimator for integrated circuit design flow

> Method of configuring transmission in mobile communication system

~ 00261