A computing system as described in which individual instructions are executable in parallel by processing pipelines, and instructions to be executed in parallel by different pipelines are supplied to the pipelines simultaneously. The system includes storage for storing an arbitrary number of the instructions to be executed. The instructions to be executed are tagged with pipeline identification tags indicative of the pipeline to which they should be dispatched. The pipeline identification tags are supplied to a system which controls a crossbar switch, enabling the tags to be used to control the switch and supply the appropriate instructions simultaneously to the differing pipelines.

 
Web www.patentalert.com

< Functional validation of a packet management unit

< System and method for instruction level multithreading scheduling in a embedded processor

> Method and apparatus for processing an event occurrence for a least one thread within a multithreaded processor

> Apparatus and method for initiating a sleep state in a system on a chip device

~ 00259