A memory device with a data path circuit having support in the sense-amp region for compression testing of the device. The data path circuit uses NOR logic compression to provide a scalable design which may be extended to large circuits.

 
Web www.patentalert.com

< Network management method and system for managing a broadband network providing multiple services

< Non-wire contact device application for cryptographic module interfaces

> Content addressable memory with priority-biased error detection sequencing

> Integrated circuit design using charge pump modeling

~ 00254