In a method and system for diagnosing a back-end state machine used for testing flash memory cells fabricated on a semiconductor substrate, a signal selector and a diagnostic matching logic are fabricated on the semiconductor substrate. The diagnostic matching logic sets a generated match output to a pass or fail state depending on control variables from the back-end state machine. The signal selector selects the generated match output to be used in a verify step of a BIST (built-in-self-test) mode, if a diagnostic mode is invoked. The back-end state machine performs a plurality of BIST modes with the generated match output, for testing the functionality of the back-end state machine.

 
Web www.patentalert.com

< Input/output characterization chain for an integrated circuit

< Microprocessor on-chip testing architecture and implementation

> Intercommunicating apparatus for duplex system capable of detecting failure thereof

> Multi-cycle symbol level error correction and memory system

~ 00251