The present invention provides an integrated circuit (IC). In one embodiment, the IC includes a substrate and a plurality of gate array blocks located on the substrate. Each of the blocks includes a programmable gate array (PGA) containing at least a portion of a circuit design in an interconnect layer thereof, and a field-programmable gate array (FPGA) coupled to the PGA and capable of containing a configuration that augments the portion of the circuit design. In this embodiment, the PGA and the FPGA cooperate to effect the circuit design. In another aspect, the present invention provides a method of designing an IC. In yet another aspect, the present invention provides a method of manufacturing ICs.

 
Web www.patentalert.com

< System and method of reducing the number of copies from alias registers to real registers in the commitment of instructions

< Method and apparatus for specifying encoded sub-networks

> System and method for adaptive partitioning of circuit components during simulation

> Scheduling apparatus performing job scheduling of a parallel computer system

~ 00251