A translation look-aside buffer (TLB) capable of reducing power consumption and improving performance of a memory is provided. The fully-associative TLB which converts a virtual address into a physical address, comprises a first TLB having a plurality of banks; a second TLB having a plurality of entries, each of which having one virtual page number and 2N physical page numbers, wherein N is a natural number; and a selection circuit for outputting an output signal of the first TLB to the second TLB in response to a selection signal, wherein each bank of the first TLB has a plurality of entries, each of which has one virtual page number and one physical page number. The size of a page indicated by a virtual page number of the first TLB is different from the size of a page indicated by a virtual page number of the second TLB.

 
Web www.patentalert.com

< Information recording medium, information recording method, information recording apparatus, information reproduction method, and information reproduction apparatus

< Method for dynamically allocating memory workspace by elementary memory blocks to a data structure, and corresponding onboard system

> Data speculation based on addressing patterns identifying dual-purpose register

> Apparatus and method for accessing registers in a processor

~ 00249