An apparatus including a first circuit, a second circuit, and a third circuit. The first circuit may be configured to receive a plurality of input signals and present one of the plurality of input signals as a data signal in response to a control signal. The second circuit may be configured to generate the control signal and generate a trace data stream in response to the data signal. The third circuit may be configured to receive and store the trace data stream and read and present the stored trace data stream in response to one or more commands.

 
Web www.patentalert.com

< Fast 16 bit, split transaction I/O bus

< Methods for limiting channel control values to thereby improve servo-demodulation robustness

> Systems for limiting channel control values to thereby improve servo-demodulation robustness

> Smart card system having asynchronous communication with the smart card operating either as master or slave

~ 00248