A method for processing multiple memory requests in a pipeline. Each memory request is processed in part by a plurality of stages. In a first stage, the memory request is decoded. In a second stage, the address information for the memory request is processed. In a third stage, the data for the memory request is transferred. A request buffer is used to hold each of the memory requests during the processing of each of the memory requests.

 
Web www.patentalert.com

< Method and apparatus for using barrier phases to limit packet disorder in a packet switching system

< System and method for dispatching and scheduling network transmissions with feedback

> Information processing method and apparatus

> Method and apparatus for prefetching internet resources based on estimated round trip time

~ 00247