In order to improve the discharging speed of potential from a match line, a semiconductor device includes a capacitor, a memory transistor having a source/drain region connected to a storage node of the capacitor, a search transistor having a gate electrode connected to the storage node, and a stacked contact connecting a match line and the source/drain region of the search transistor. The storage node has a configuration in which a sidewall of the storage node facing the match line partially recedes away from the stacked contact such that a portion of the sidewall in front of the stacked contact in plan view along the direction of the match line is located farther away from the stacked contact than the remaining portion of the sidewall.

 
Web www.patentalert.com

< Multi-layer printed circuit board fabrication system and method

< Magnetoresistance element and magnetoresistance storage element and magnetic memory

> Method of forming a non-volatile electron storage memory and the resulting device

> NAND flash memory cell row

~ 00241