Circuit (10) has a dual layer gate dielectric (29) formed over a semiconductor substrate (14). The gate dielectric includes an amorphous layer (40) and a monocrystalline layer (42). The monocrystalline layer typically has a higher dielectric constant than the amorphous layer.

 
Web www.patentalert.com

< NAND flash memory cell row

< Method for manufacturing a semiconductor device

> Scribe line planarization layer

> Semiconductor package with photosensitive chip and fabrication method thereof

~ 00241