A filter for preventing uncertain bits output by test scan chains from being provided to a MISR is provided. The filter can include a gating structure for receiving a bit from a scan chain and control circuitry for providing a predetermined signal to the gating structure if the bit is an uncertain bit. In one embodiment, the gating structure can include a logic gate, such as an AND or an OR gate. The control circuitry can include components substantially similar to the pattern generator providing signals to the scan chain. For example, the control circuitry can include an LFSR and a PRPG shadow for loading the LFSR. In one embodiment, the control circuitry can further include a phase-shifter for receiving inputs from the LFSR and providing outputs to the gating structure.

 
Web www.patentalert.com

< Timing based scan chain implementation in an IC design

< System LSI architecture and method for controlling the clock of a data processing system through the use of instructions

> Semiconductor memory device with built-in self test circuit operating at high rate

> Apparatus and method for handling of multi-level circuit design data

~ 00236