A memory system for multiple processors includes a unified memory including a plurality of memory banks, and a memory controller coupled to the unified memory. The memory controller receives requests from the multiple processors, each of the requests including information of a memory address. The memory controller selects one of the memory banks by asserting a request signal only for a memory bank including the requested memory address, and provides the requesting processor with a requested memory operation on the selected memory bank.

 
Web www.patentalert.com

< Data pre-fetch system and method for a cache memory

< Computer system utilizing speculative read requests to cache memory

> Memory access device and method using address translation history table

> Input buffer overrun checking and prevention

~ 00236