A buffer for use in a logic circuit comprises input and output nodes. A first inverter having a first device size is coupled to the input node. A second inverter is coupled in series with the first inverter and with the output node. The second inverter having a second device size at least six times greater than the first device size. It is emphasized that this abstract is provided to comply with the rules requiring an abstract that will allow a searcher or other reader to quickly ascertain the subject matter of the technical disclosure. It is submitted with the understanding that it will not be used to interpret or limit the scope or meaning of the claims. 37 CFR 1.72(b).

 
Web www.patentalert.com

< Enabling at speed application of test patterns associated with a wide tester interface on a low pin count tester

< Hold time error correction method and correction program for integrated circuits

> Method and apparatus for managing resources in a multithreaded processor

> Method and apparatus for performing technology mapping

~ 00234