An apparatus comprising a processor and a translator circuit. The processor may
(i) comprise a number of internal registers and (ii) be configured to manipulate
contents of the internal registers in response to instruction codes of a first
instruction set. The translator circuit may be configured to implement a stack
using one or more of the internal registers of the processor.