A method of caching commands in microprocessors having a plurality of arithmetic units and in modules having a two- or multidimensional cell arrangement is provided. The method includes combining a plurality of cells and arithmetic units to form a plurality of groups, assigning a cache unit to a group, and connecting the cache unit to a higher level unit via a tree structure. The cache unit may send requests for required commands to the higher level cache unit, which may return a command sequence including the required command, if the higher level cache unit holds the first command sequence including the required command in the higher level cache unit's local memory.

 
Web www.patentalert.com

< Method and apparatus for the automatic migration of applications and their associated data and configuration files

< Tamper resistant postal security device with long battery life

> Method and apparatus for distributing enforceable property rights

> Method and apparatus for the secure identification of the owner of a portable device

~ 00233