A method for estimating noise in an integrated circuit substrate. A model file is created for a technology process for fabricating the integrated circuit. Noise generated by a digital circuit and input/output circuitry to be implemented in the integrated circuit are estimated. A substrate netlist is generated for the integrated circuit. A floorplan is determined for the integrated circuit. Transient simulations are run with predetermined input values. Finally, it is determined if predetermined noise requirements are met in results of the transient simulations.

 
Web www.patentalert.com

< Method for reducing switching activity during a scan operation with limited impact on the test coverage of an integrated circuit

< Practical method for hierarchical-preserving layout optimization of integrated circuit layout

> Method and apparatus for identifying a path between source and target states

> Method for controlling semiconductor chips and control apparatus
~ 00231