An EEPROM device exhibiting high saturation current and low signal propagation delay and a process for fabricating the device that includes the formation of refractory metal silicide regions in the source and the drain regions and the gate electrode of an MOS transistor within an EEPROM memory cell. A floating-gate protect layer is formed over the floating-gate electrode and a relatively thick cap oxide layer is formed to overlie the floating-gate protect layer and the source and drain regions and gate electrode of the MOS transistor. A doped oxide layer is formed to overlie the cap oxide layer. The cap oxide layer is formed to a thickness sufficient to create strain in the channel region of the MOS transistor, while not having a thickness that could cause poor data retention in the EEPROM memory cell.

 
Web www.patentalert.com

< Magnetic memory device having magnetic shield layer, and manufacturing method thereof

< Semiconductor memory with memory cells comprising a vertical selection transistor and method for fabricating it

> Semiconductor device and method of fabricating the same

> Semiconductor device including high speed transistors and high voltage transistors disposed on a single substrate

~ 00227