A method and apparatus for testing a memory device with compressed data using multiple clock edges is disclosed. In one embodiment of the present invention data is written to cells in a memory device, the cells are read to generate read data, the read data is compressed to generate test data, and the test data is produced at a single output on edges of a clock signal.

 
Web www.patentalert.com

< System on a chip having a system bus, an external bus, and a bus arbiter with programmable priorities for both buses, software, and method for assigning programmable priorities

< Methods, systems and computer program products for rule based firmware updates utilizing certificate extensions and certificates for use therein

> System and method for compressed domain beat detection in audio bitstreams

> VSB communication system

~ 00226