Turbo encoder with even-odd bit interleaving for upper and lower component convolutional encoders and symbol-level interleaving after mapping to modulation symbols plus symbol-level buffer for both ARQ and Turbo decoding.

 
Web www.patentalert.com

< Fault tolerant operation of field programmable gate arrays

< Scan cell circuit and scan chain consisting of same for test purpose

> Familial correction with non-familial double bit error detection for directory storage

> Circuit arrangement
~ 00225