The present invention provides a non-global process for designing an integrated circuit layout. The process comprises locating an isolated layout feature of an integrated circuit layout and non-globally changing at least one lateral dimension of the isolated layout feature to obtain an optimized increment. The change in lateral dimension by the optimized increment does not violate a minimum separation distance between the isolated layout feature and the other adjacent layout features. The process may be incorporated into a system for non-globally modifying an integrated circuit layout, described in a data file or an integrated circuit design system.

 
Web www.patentalert.com

< East-west separable ROADM

< Hinge structures for micro-mirror arrays

> Method and apparatus for motion tracking of an articulated rigid body

> Three dimensional protein mapping

~ 00224