A memory module controller for providing interface between a system memory controller and a plurality of memory devices on a memory module. The memory module includes first interface circuitry and control logic. The first interface circuitry is configured to receive from the system memory controller a first memory transaction in a first format. The control logic is coupled to the first interface circuitry and configured to convert the first memory transaction into a second memory transaction in a second format for the plurality of memory devices. The second format of the second memory transaction is different than the first format of the first memory transaction.

 
Web www.patentalert.com

< Detector framing node architecture to communicate image data

< Computer system having a plurality of computers each providing a shared storage access processing mechanism for controlling local/remote access to shared storage devices

> Clock gating of sub-circuits within a processor execution unit responsive to instruction latency counter within processor issue circuit

> Parallel transceiver for nuclear magnetic resonance system

~ 00224