A power supply detecting input receiver circuit (300) can include a multiplexing capability that can select one of at least two power supplies during a non-critical timing period. Such selection of a power supply can reduce both the standby and the active current of input receiver circuit (300). In one arrangement, an input receiver circuit (300) can include a comparator (310), a latch (316), and a select circuit (304). A latch (316) can be enabled to indicate a selection of a supply upon a circuit power-up, as but one example. A method is disclosed that includes comparing at least two supply voltages, setting a latch to indicate a selected supply, and providing the selected supply to an input receiver. The receiver output signal may be voltage-translated to a suitable internal supply level.

 
Web www.patentalert.com

< Clock gating of sub-circuits within a processor execution unit responsive to instruction latency counter within processor issue circuit

< Parallel transceiver for nuclear magnetic resonance system

> Method to offload a network stack

> Circuit and method of a reference clock interface

~ 00224