A process for manufacturing a substrate with an embedded capacitor is disclosed. A first metal wiring layer including a lower electrode pad is formed on a substrate base. A dielectric layer is formed a on the substrate base by build-up coating. A hole is formed in the dielectric layer to expose the lower electrode pad, then a medium material is filled into the hole. The medium material is ground to have a ground surface coplanar to the dielectric layer. A second metal wiring layer including an upper electrode pad is formed on dielectric layer, the upper electrode pad covers the ground surface of the medium material and is parallel to the lower electrode pad so as to form an embedded capacitor.

 
Web www.patentalert.com

< Semiconductor device and method of manufacturing the same

< Field effect transistor with electroplated metal gate

> Method of forming buried wiring in semiconductor device

> Method of copper/copper surface bonding using a conducting polymer for application in IC chip bonding

~ 00222