A method and structure for an emulation system comprises of a plurality of field programmable gate arrays adapted to emulate nodes of a multi-node shared memory system, a plurality of cache directories, each connected to one of the arrays, and a plurality of global coherence directories, each connected to one of the arrays. Each of the global coherence directories maintain information on all memory lines remotely cached by each of the cache directories.

 
Web www.patentalert.com

< Non-uniform cache apparatus, systems, and methods

< List based method and apparatus for selective and rapid cache flushes

> Dynamic partitioning of memory banks among multiple agents

> Backup method on a hierarchical backup system

~ 00220